Abstract: This paper presents the development of an 85-120 GHz highgain and wide-band monolithic millimeter-wave integrated circuit (MMIC) amplifier using our own improved 70-nm InP pseudomorphic high electron mobility transistor (PHEMT) with f t = 247 GHz and f max = 392 GHz. Edgecoupled line is used for DC blocking and radial subs are employed for RF bypass. Shunt RC networks and radial stubs are included in the bias circuitry to maintain amplifier stability. This amplifier is measured on-wafer with a small-signal peak gain of 14.4 dB at 92 GHz and greater than 11.5 dB from 85 to 120 GHz. The 3 dB bandwidth is above 35 GHz with a chip size of 1.6 × 1.1 mm 2 . To our knowledge, this MMIC amplifier has characteristics of much higher-gain per stage, wider-band and smaller chip size than others at the similar frequency band. The excellent results indicate that this MMIC amplifier has a great potential for pre-amplifier or interstage driving amplifiers applications at W-band or D-band.
Introduction
W-band (75-110 GHz) and D-band (110-170 GHz) millimeter waves systems have been of great interest for imaging, radar sensor, satellite cross-link and deep space communication applications where they can offer higher resolution, smaller size, high gain, and wider bandwidth [1] . The MMIC amplifiers play a vital role in those systems, in the passive receiving system, the pre-amplifiers can improve the sensitivity, dynamic range and the operating distance of systems. As well as in the transmitting systems, when the source power is limited, the interstage driving amplifiers can provide additional input power to the final stage power amplifier in order to achieve its maximum output power. High-gain, wide-band and low power consumption are necessary for the MMIC amplifiers. Many W-band and D-band even much higher frequency bands MMIC amplifiers have been reported over the world [1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11] . Compared with GaAs and other materials based devices, InP-based PHEMTs have shown the excellent performance of highgain, wide-band, and low noise beyond 100 GHz [3, 11] . This paper reported the design, fabrication and on-wafer measurement of a twostage 85-120 GHz MMIC amplifier using our previously designed and improved 70-nm InP-based PHEMTs technology. And this technology was also introduced in part 2. This amplifier demonstrated a small-signal peak gain of 14.4 dB at 92 GHz and greater than 11.5 dB from 85 to 120 GHz with a chip size of 1:6 Â 1:1 mm 2 , the signal-signal noise figure is less than 5 dB from 88 to 95 GHz, the saturation output power is 5.8 dBm at 110 GHz and the DC power consumption is 45 mW. The performance of high-gain, wide-band, low noise and medium output power indicates that this MMIC amplifier has a great potential for pre-amplifier or interstage driving amplifiers applications at W-band or D-band.
More details about the InP PHEMT epitaxial structures, electron mobility and sheet charge concentration were shown in our previously work [12] . The frontside of the InP PHEMT MMIC process provides 200-nm silicon nitride passivated 70-nm T-gate PHEMT devices, 50 Ω/sq thin film resistors (TFR), and 240 pF/mm 2 metal-insulator-metal (MIM) capacitors.
In order to reduce the loss at high frequency, the backside of the InP PHEMT MMIC process provides a thinned 50-µm thick wafer through substrate vias which connect the backside metal ground plane to the frontside device and circuit elements. In order to minimize source inductance and maintain high device gain, compact 15-µm diameter through substrate vias are used with compact 50 µm frontside metal pads.
The 70-nm gate InP PHEMT demonstrates an extrapolated cutoff frequency f t and a maximum oscillation frequency f max above 200 GHz and 350 GHz, respectively. More details about the RF performance of this InP PHEMT were described in reference [12] .
The small-signal model and circuit design
In order to establish the small-signal model accurately from 0.5 to 110 GHz, it is essential to obtain the accurate S-parameters of this device. So the test structures, which were introduced just to satisfy the requirements of on-wafer measurement, must be eliminated precisely. In order to improve the de-embedding precision, the open-short method was used to de-embed from 0.5 to 40 GHz, and the TRL (ThruReflect-Line) method was adopted from 40 to 110 GHz. The measured S-parameters after de-embedding were compared with the model in Fig. 1 .
The model S21 has much more important influence on the MMIC design than the S11, S22 and S12. So the model S21 errors were shown in Fig. 2 . A schematic of the design is shown in Fig. 3 . Two stages were employed with dual source vias on each device in this MMIC, and every stage used a two-finger PHEMT device, which has 25-µm gate width for each finger. RF matching was accomplished adopting high-low impedance microstrip lines on a thinned 50 µm thick InP substrate.
Each stage was designed to have a separate gate and drain bias pad, and quarter-wave shunt stubs were employed as RF shorts to provide bias to the transistors. Edge-coupled lines are used for DC blocking between the first stage and the second stage, radial subs are employed for RF bypass. Shunt RC networks and radial stubs are included in the bias circuitry to maintain amplifier stability. Additionally, the ground coplanar waveguide (GCPW) structure is used in the input and output port to make the test easy and convenient. All the passive elements were separately modeled using the ADS Momentum electromagnetic (EM) simulation tool. The photograph of the MMIC is shown in Fig. 4 .
On-wafer measurement
In order to on-wafer measure the small-signal RF performance of this MMIC, we used an Agilent N5245A network analyzer with two frequency extenders from Farran Technology of series FEV-10 (75-110 GHz) and FEV-06 (110-170 GHz) interfaced to WR10 and WR6 waveguides 100-µm pitch wafer-probes from Cascade Microtech, respectively. The Line-Reflect-Reflect-Match calibration was used to have the test reference plane at the tip of the probe.
In order to suppress the potential self-oscillations at low frequency which are commonly observed in very high frequency transistors, off-chip bypass capacitors were wire-bonded to every gate and drain bias pad. The simulated S21, the onwafer measured S-parameters and the noise figure (NF) of the MMIC were shown in Fig. 5 . The MMIC demonstrated a peak S21 gain of 14.4 dB at 93 GHz and above 11.5 dB from 85 to 120 GHz with input return loss of 3-8 dB and output return loss 7-11 dB over this band. The 3 dB bandwidth is above 35 GHz.
As shown in Fig. 5 , the measured S21 curve is same as the simulated from 75 to 85 GHz and its value is slightly higher than the simulated from 85 to 105 GHz with the same trend, however, from 105 to 125 GHz, a bigger disagreement occurs. The discrepancy between the simulated and the measured S21 can be attributed to two factors. The first one is the model errors as shown in Fig. 2 , the S21 magnitude relative error is less than 5% from 3 to 42 GHz and less than 10% in the band of 0∼3 GHz, 43∼52 GHz and 76∼102 GHz. However, it is above 10% and less than 16% in the band 52∼76 GHz and 102∼110 GHz, the S21 phase error is less than 5°e xcept for the band 52∼66 GHz. Big errors at 102∼110 GHz can be explained as follows, the test curve at high frequency is not smooth as it at low frequency, it would be smoothed for modeling, and the model precision is decreased with the bandwidth increasing, we should make a tradeoff between the model precision and bandwidth. The second factor is that the model is based on the measured S- Due to the test equipment restrictions, the NF was measured only from 88 to 105 GHz, as shown in Fig. 5 , it was less than 5 dB from 88 to 95 GHz, and less than 6 dB from 95 to 105 GHz. Meanwhile, the saturation output power was 5.8 dBm at 110 GHz with input power of 0 dBm and the DC power consumption is 45 mW (1:5 V Â 30 mA).
The comparisons of this work with the commercial products and previously published results were shown in Table I . Our MMIC amplifier has much highergain per stage and wider-band characteristics than others at the similar frequency band. The performance of high-gain, wide-band, low power consumption and medium output power indicates that this MMIC amplifier has a great potential for pre-amplifier or interstage driving amplifiers applications at W-band or D-band.
Conclusion
The design, fabrication and on-wafer measurement of a two-stage 85-120 GHz wide-band MMIC amplifier have been described, which demonstrated a smallsignal peak gain of 14.4 dB at 92 GHz and greater than 11.5 dB from 85 to 120 GHz with 3 dB bandwidth of above 35 GHz and a chip size of 1:6 Â 1:1 mm 2 . The NF was less than 5 dB from 88 to 95 GHz, meanwhile, the saturation output power was 5.8 dBm at 110 GHz and the DC power consumption is 45 mW. So this MMIC amplifier has a great potential for W-band or D-band applications. 
